INTRODUCTION
The use of leakage current measurement to detect faults in CMOS ICs has been under consideration for a number of years [1 ] . Recent studies on leakage current based testing techniques [2, 3] , have concluded that it is necessary to include IDDa monitoring to obtain highly reliable CMOS ICs. The data presented for four sample CMOS ICs showed that the defect detection increased between 60% to 180% when looQ monitoring is added to a functional test set [2] . Izoa testing was demonstrated to reduce line fallout after 99.6% stuck-at fault testing failed to achieve desired quality goals [4] .
IDOQ testing is performed using either an external or a Built-In Current Sensor(BICS). The implementation of built-in current sensors has received a lot of interest in recent years. Built-in current sensors have an advantage over external sensors in terms of test speed. They also exhibit some drawbacks in terms of increases in propagation time (tpa) as well as settling time (ts) affecting both operational and test performances. Built-in current sensors are normally connected in series with the circuit under test and the power supply. This results in the ground terminal of the CUT becoming a virtual ground rather than a physical ground. As the virtual ground may not be at the same potential as the physical ground, the capacitance of the ground rail of the CUT assumes an important role. This capacitance consists of the lumped capacitance of the source terminals of all transistors *Corresponding author.
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as well as the capacitance associated with the wiring. This phenomenon causes an increase in settling time (ts), thus slowing the IDDQ testing process. The volt- age difference between the virtual and physical grounds may also cause an increase of the propagation delay, thus affecting the normal operational performance of the circuit. In this paper, we present the limitations of BICS which rely on a virtual ground, which in turn affects the operational and test performance of the circuit under test (CUT).
In Section 2, we review the research on current testing. In Section 3, we discuss some of the existing built-in current sensor designs. Section 
BACKGROUND
There are several reasons for using IooQ monitoring for testing ICs [5] , [6] . Traditional IC testing techniques are not effective in detecting a number of failure modes in CMOS ICs. In general, faults such as gate oxide shorts [5] , [7] - [ 11 ] , certain bridging faults [12] - [15] , certain open faults, stuck-on faults [8] , punch-through faults, operation induced faults [16] , parasitic devices, pn junction leakage, and abnormally high contact resistance may not manifest themselves as logic faults and therefore may not be detected by traditional tests which monitor the output logic levels. These localized defects degrade the electrical performance of the circuit without affecting its logical operation. Parametric faults such as incorrect threshold voltage, excessive parasitics, etc., are also difficult to detect by traditional test techniques, and often affect circuit signal delays as well as the power consumption. Implementing IDDQ testing prior to burn-in has resulted in a significant decrease in the fall-out [6] .
A major fraction of failures caused by circuit fatigue will first appear as parametric drifts. Progressive gate oxide leaks, for example, may not initially affect the functionality of a device, but could become shorts within a short time, leading to the failure of a device [8] . Eventually, some of them will advance enough to alter the logical behavior or become circuit failure. Leakage current based testing will detect these parametric drifts before they actually change the circuit behavior. Data exists that shows that devices that fully pass the logic functional tests but fail the IDDQ tests, fall into a significant category of devices that functionally fail more frequently in early life than normal [5] .
Current testing also is an invaluable tool for detecting faults in devices that contain both analog and digital functions on a single substrate [17] . In the near future, a large fraction of devices are expected to combine both digital and analog functions on a single substrate 18] .
Off-chip current testing has several other advantages over traditional functional testing techniques 1 ]. In functional testing, the site of a fault has to be excited and the effect of the fault has to be propagated to an output. In IDDQ testing, the propagation of the effect is automatic. Further, it can provide transistor level resolution as opposed to gate level resolution. Off-chip current testing has proved to be very efficient for circuits like static RAMs [19] .
Most of the gate oxide shorts cannot be modeled as [23] , [24] .
Most The high resolution required for current testing has been cited as a problem that makes acceptance of current testing difficult at present [3] . The [27] . The different types of current probes in use are examined in [27] , and a probe circuit has been proposed which allows a system to perform dynamic Ioz tests as an integral part of the functional testing of a CMOS device.
Built-in current sensing techniques have been proposed to overcome the disadvantages of existing offchip current testin techniques. Current sensors have been proposed and implemented using CMOS technology, some capable of detecting currents as small as 2laa at 1MHz clock frequency [5] . In BIC testing, an IC is implemented using a number of modules and each module is connected to the power supply through a current sensor. Another circuit design for built-in current testing has recently been proposed [28] . The output of the current sensor of a module is observed with the proper input vectors to detect faults in that particular module.
BUILT-IN CURRENT SENSORS
The simplest current sensor can be built with either a resistive [3] or a capacitive [29] element (labeled by 'X' in Figure 1 ) along with a voltage comparator, as shown in Figure 1 . The current flow L will cause a voltage drop across the element X and the voltage on X is fed to the comparator [27] , [29] . The [3] , is based on a non-linear resistance placed in the power supply current path. The exponential I-V characteristics exhibited by the non-linear resistance causes distinguishable voltage drop for a wide range of currents. The output of the current sensor distinguishes between the normal and abnormal quiescent currents by comparing the voltage drops with a reference voltage.
One of the current sensor circuits proposed by Rubio, et. al. [29] , uses a capacitor instead of the nonlinear resistance. Several schemes for current measurement are given in [27] . A circuit for built-in current testing presented in [28] measures the integral of the current during a certain time interval. The measured value of the current is used to decide if the circuit under test is fault-free or not.
In almost all of the BICS designs, the circuit under test is connected in series with the built-in current sensors in a manner such that the power supply (1) where n is the number of cells in one module, laif and criy are the mean and standard deviation of the additional quiescent supply current (if), and CriAZDQ is the standard deviation of the current through an average cell. Figure 2 shows the gap or the separation between the two distributions.
As the number of gates in a circuit increases, the spread of the current distributions, both faulty and fault-free, increase making the distributions overlap. Monte Carlo simulations for a circuit of 1000 inverters with 100 runs is shown in Figure 3 . In the follow- [32] . A higher test frequency will result in lower available resolution of the current sensor which will affect the partitioning size [33] .
Effects of BICS on Test Speed
Another reason for partitioning the device into several modules is that the larger the device or circuit becomes, the larger the capacitance seen at the current sensor input (node VG in Figure 1 ). So, it will take a longer period for the current sensor to respond to the value of the current flow in the circuit. The speed is limited due to the fact that the current monitoring has to be done after the transients have settled. CMOS circuits with varying numbers of gates and levels were simulated using a built-in current sensor (BICS) [3] , as shown in Figure 7 , to study the settling time of the power supply current. It may be noted that when BICS are implemented, the transistor terminals (source or drain) in a CMOS circuit, which otherwise would have been connected to ground is connected to the BICS. The transistor terminal (source or drain) capacitance of all the transistors appears as one lumped capacitance (C) at the input of the BICS. The larger the circuit under test (CUT), the larger the capacitance seen by the BICS. In the absence of BICS, C is always grounded and therefore has no effect on the performance.
In order to study the effects of varying circuit size on iDD settling time and propagation delay, CMOS circuits having different number of levels of gates (1,3, 5 and 10) were chosen for simulation with BICS (Built-in Current Sensor). The maximum number of gates cascaded in series between a network input and output is referred to as the number of levels of gates [34] , hereafter referred to as the number of levels of the circuit. For example, simulation for 5 levels totaling 1000 gates has 5 gates connected in series with 200 such series of gates in parallel. In practice, the current is sampled by the BICS only after all the transients due to switching have died down and the current has settled to a steady, low current value [3] . The settling time shown in Figure 9 shows the time when the current has settled to within 5% of the steady, low current value for sampling by the BICS. The settling time for a 10-level circuit, for example, is greater than that of a 5-level circuit with the same number of gates due to the larger propagation delay in the former. For a circuit with a given number of gates, the settling time increases with the increase in the number of levels. For example, for a circuit with 100 gates, the settling time for 3 levels is 10.21 ns and the settling time for 5 levels is 17 ns. The settling time thus has two components, one due to the propagation delay, and the other due to the capacitance at the node to which the current sensor is connected. Thus the Number of Levels (L) larger the circuit that is covered by a current monitor, the longer the second component of the transient time will be. Another advantage of partitioning is the reduction of this component of settling time due to the total capacitance.
Effects of BICS on Circuit Performance
The bypass circuit of the BICS offers a finite resistance (R') which effectively appears in series with the circuit under test (CUT). This may not cause a significant problem under test conditions. However, under normal operation, the resistance of the BICS appears in series with the CUT and causes an IR' voltage drop across the BICS. The voltage drop in the BICS causes the effective ground potential of the CUT to be higher than the physical ground, especially during the transitions, thus slowing down the circuit operation.
The propagation delay (tpd) component from the input to the output of circuits with different levels (1, 3, 5 and 10 levels) with different gate count with the implementation of BICS and without the implementation of BICS is shown in Figure 10 . The propagation delay (tpd) for circuits with different numbers of gate levels (1, 3, 5 and 10) remains fixed with increasing number of gates in the circuit, when BICS is not implemented. For example, the propagation delay (tpd) for l-level, 3-level, 5-level and 10-level (shown dotted in Figure 10 ) are 0.66ns, 4.04ns, 7.58ns and 16.4ns respectively even with increasing number of gates (n), for the case without BICS.
The propagation delay (tpd) for the different levels (1, 3, 5 & 10 levels) with BICS implementation is shown in Figure 10 as solid lines. It may be noted that the propagation delay (tpd) for a given circuit with BICS implementation is greater than that when BICS is not implemented. Also, the propagation delay (tpd) increases with increase in the number of gates as the capacitance seen by BICS increases with increasing number of gates (transistors). Table I Her research interests include digital system testing and design for testability, with the emphasis in the areas of IDDQ testing and fault diagnosis.
